vhdl signal mode

mode : is one of the reserved words to indicate the signal direction.

in : indicates that the signal is an input

out : indicates that the signal is an output of the entity whose valu can only be read by other entities that use it.

buffer: indicates that the signal is an output of the entity whose value can be read inside the entity's architecture

inout : the signal can be an inputor an output